Cloud native EDA tools & pre-optimized hardware platforms
-based SoC designs are driving the next wave of product and market innovation. These SoCs are architected to deliver superior connectivity, improved security, increased processing power, longer battery life, and advanced AI for next-generation products in a range of growing markets. Synopsys and Arm? have a long history of R&D collaboration, leading to solutions that enable mutual customers to accelerate their software development, co-verification of hardware and software, and quality of Arm-based designs.
The benchmark for trustworthy, power-centric performance
Design and deploy market-shaping solutions for markets such as HPC, automotive, and mobile
Synopsys' solutions and flows deployed for Arm's most advanced designs
Today, the majority of advanced SoCs based on Arm processors are designed using Synopsys solutions. Synopsys¡¯ optimized solutions for implementation of Arm processors include:?
Synopsys has been delivering FPGA-based prototyping systems to hardware and software engineers for more than 10 years. The?HAPS? (High-performance ASIC Prototyping Systems)?family of products provides an integrated and scalable hardware-software solution used by design and verification teams to improve their ASIC design schedules and avoid costly device re-spins. HAPS? supports all??& select?.?
Start development months before the hardware design is complete, enabling full system bring-up to occur within days of silicon availability:
Arm and Synopsys collaborate to enable software development, architecture compliance and design verification of SoCs based on Arm? processors and Arm AMBA protocol interfaces. At every stage of design verification cycle starting from IP to SoC, Synopsys provides directed payload to software-driven verification solutions.?
Synopsys protocol verification solutions consisting of VIP, transactors, memory models, monitors and in-circuit speed adaptors for Arm Protocols and interconnects, enable verification engineers to build Arm SoCs and sub-systems to verify AMBA interfaces, test architectural compliance and tune the performance of interconnect and memory subsystems. To enable more rapid and productive verification of Arm-based SoCs, Synopsys and Arm have collaborated on many initiatives, including: SystemVerilog, verification methodology, simulation performance, low power verification, debug and verification IP for AMBA interconnect.
Arm and Synopsys to closely align on product roadmaps and enhance Synopsys' Interface IP and Verification IP solutions with specific compute capabilities for Arm processor IP, maximizing system performance. Synopsys¡¯ silicon-proven interface IP includes the most widely used protocols such CXL, Die-to-Die, PHYs and controllers for DDR, HBM, PCI Express?, CCIX, Ethernet, and USB. Synopsys VIP is approved for the full range of protocols from AMBA 5 CHI, AMBA AXI/ACE to APB. The VIP is extensively tested in conjunction with Arm interconnects, including the CCI and CCN family of interconnects, and includes specific test sequences, coverage points and checks targeted at verification of these interconnects. Designers can trust that Synopsys IP will be interoperable and successfully integrate into their Arm-based SoCs while minimizing risk and accelerating time to market.
A wide variety of automotive-targeted Arm IP is used in microcontrollers and system-on-chips found in automotive electronics systems. As a leader enabling the automotive supply chain to deploy electronics digital twins, Synopsys has partnered closely with Arm for more than two decades to provide advanced solutions.