DSO.ai
础滨驱动的设计应用
了解更多 →
Welcome to the Designer's Digest!
The size and complexity of today’s designs, coupled with the challenges of meeting timing, area, power, and schedule, requires that the newest, most advanced synthesis optimizations be fully verifiable. Using Formality, designers are able to achieve the highest verifiable QoR with Design Compiler or Fusion Compiler. Formality guides you through the implementation of the functional ECO with minimal impact to the design and verified correctness in minutes.
1:1 with Todd Buzan: Minimizing the Impact of Late-stage Functional ECOs
We sat down with Todd Buzan, R&D Director in Synopsys' Design group, to learn more about Synopsys’ functional ECO solutions and the challenges faced in minimizing the impact of late-stage functional ECOs on design implementation and tapeout schedules.
WHITEPAPER
Achieving Higher Completion
Formality automation sets commands and variables to match synthesis, eliminating error-prone scripts.
Read More
SNUG PRESENTATION
Implementing Functional ECOs
Broadcom used Formality's interactive ECO capabilities to implement late-stage manual ECOs.
View Presentation
SNUG VIDEOLOG
Broadcom Implements Manual ECOs
Sathappan Palaniappan of Broadcom describes his experience using Formality for manual ECOs.
Watch Video
RESOURCES
Verifiable QoR with Fusion Compiler
Formality uses formal, static techniques to determine if two versions of a design are functionally equivalent.
Read More