91³Ô¹ÏÍø

Synopsys ARC-V? Processor Family Accelerating Innovation in Automotive, AIoT & Consumer Markets

Speaker: Gordon Cooper, Sr. Product Manager, Synopsys

The open-standard RISC-V instruction-set architecture (ISA) continues to pick up momentum as designers look for more flexibility and choice in their processor vendors. Leveraging decades of experience in developing processor IP, Synopsys¡¯ ARC-V? portfolio delivers high-quality, configurable and extensible processors with excellent PPA to meet diverse application requirements and handle the latest workloads. Learn how Synopsys ARC-V RISC-V based Processor IP enables designers to combine the growing RISC-V ecosystem with proven Synopsys IP including AI to accelerate time-to-market for their differentiated designs.

ImperasFPM Fast Processor Models Enable Verification, Architecture Exploration and Software Development

Speaker: Jon Taylor, Product Management, Sr Director, Synopsys

The open-standard RISC-V instruction-set architecture (ISA) continues to pick up momentum as designers look for more flexibility and choice in their processor vendors. Leveraging decades of experience in developing processor IP, Synopsys¡¯ ARC-V? portfolio delivers high-quality, configurable and extensible processors with excellent PPA to meet diverse application requirements and handle the latest workloads. Learn how Synopsys ARC-V RISC-V based Processor IP enables designers to combine the growing RISC-V ecosystem with proven Synopsys IP including AI to accelerate time-to-market for their differentiated designs.

RISC-V Exclusive: Synopsys Tech Innovation at Embedded World 2024

Interview video with J Jon Taylor, Product Management, Sr Director, Synopsys