91³Ô¹ÏÍø

White Paper Download

Reducing Glitch Power Waste in Advanced SoCs with a New Methodology

Identifying glitches and revealing the extra power they consume require special attention to cell delays and wire delays. To enable earlier and more frequent analysis, physical-and-timing-aware glitch power analysis is needed throughout the flow from RTL to Signoff. In this whitepaper, we review the glitch power challenges facing SoC designers and the key technologies that enable strong correlation between early glitch power analysis and final signoff.

To download this paper, please complete the form below and click the "continue >>" button.

Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required