Cloud native EDA tools & pre-optimized hardware platforms
System designs modeled in MATLAB? or Simulink? from MathWorks? can be directly simulated and debugged using Synopsys¡¯ comprehensive verification platform, comprised of VCS?, the fastest simulator in the industry, Verdi?, the most widely-adopted planning, coverage, and debug solution, and a complete range of functional verification tools and advanced technologies. VCS and MATLAB/Simulink offers a traditional co-simulation flow between the systems modeling environment and the HDL simulator, and now, with a direct interface resulting from close collaboration between Synopsys and MathWorks, it supports a new flow with up to 10X improved simulation performance.
VCS and MATLAB/Simulink supports a direct interface that is up to 10X faster than the traditional co-simulation flow. In this new flow, the system algorithm models written in MATLAB/Simulink can be reused in the verification environment to drive the RTL HDL hardware design. The reuse of system models greatly reduces the need to manually create the equivalent HDL code, saving engineers¡¯ time. Check out this showing how to compile and use MATLAB functions as a scoreboard checker and stimulus generator inside a UVM sequence. This example uses Verdi to drive HDL simulation and compares the results with the corresponding high-level MATLAB model.