SYNOPSYS[®]

Overview

1 n 1 n

Synopsys SLM SHS IP is an automated hierarchical test solution for efficiently testing SoCs or designs using multiple IP/cores, including analog/mixed-signal IP, digital logic cores and interface IP. It significantly reduces test integration time by automatically creating a hierarchical IEEE 1500 network to access and control all IP/cores at the SoC level, and increases test quality of results (QoR), including optimizing test time and power through flexible test scheduling of IP and cores.

The solution also offers support for IEEE 1687 and enables standardized test and control access to complex interface IPs for efficient silicon debug and diagnostics, and allows silicon debug and diagnostics by enabling IP debug test modes from the SoC level. The system's highly automated design-for-test (DFT) implementation and hierarchical IP- and core-level test enables engineering teams to cut their test integration time to a matter of days and bring their designs

Hierarchical Architecture

Synopsys SLM SHS IP creates user-configurable and broadly adopted IEEE 1500 interfaces in the RTL for each IP/core and integrates el control module or server while maintaining a standard interface at every level of design hierarchy. the interfaces with

IP Test Integr

Synopsys SLM SHS as wrappers in Figu or interface IP. To re configuration. Addi enable faster desig

Re-Use IP Pa

Synopsys SLM SHS patterns and reduc

Flexible Test

Synopsys SLM SHS and power consumption. The server manages hierarchical test access and control of the IP and can selectively enable IP to be tested in parallel. Th with limited I/Os.

eFUSE Program

Synopsys SLM SHS IP analog/mixed-signal I

Tester Patterns

Synopsys SLM SHS IP creates te proposed IEEE 1687 standard, which allow

Silicon Bring-Up and D

patterns ported to the Sou level and provides fault analysis and root-cause failure guidance based on silicon test results. SHS leverages IP debug test modes and enables diagnostics control and access from the SoC level. The system is compliant with the

Synopsys SLM SHS IP utilizes a test chip for post-silicon bring-up, system debug, diagnosis and characterization of IP. It enables post-silicon dignostics to be run from the engineer's desktop, without the need for expensive automatic test equipment

About Synopsys IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, PVT sensors, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits, and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market.

For more information on Synopsys IP, visit synopsys.com/ip.

2