

# Hierarchical Testbench Configuration Using `uvm_config_db`

June 2014

## Authors

**Hannes Nurminen**  
 Professional  
 Services, Synopsys

**Satya Durga Ravi**  
 Professional  
 Services, Synopsys

## Abstract

SoC designs have become extremely complex as more and more IP blocks are integrated into them. This increases the verification challenge manifold in terms of configuration and data handling, as well as architecting and maintaining a large verification environment. Hence it has become very important to create a robust and reusable testbench using a proven methodology that does not just facilitate but also improves the efficiency in verifying different configurations of the device under test (DUT).

Accellera Systems Initiative's Universal Verification Methodology (UVM) provides a set of base classes that help facilitate the creation of these testbenches, including an easy way to pass objects and variables across testbench hierarchy.

For engineers who are new to verification methodologies or are in the process of adopting UVM, this paper focuses on the UVM configuration mechanism "`uvm_config_db`", which helps in passing different class properties across hierarchy testbench components. Through the use of examples, the usage, techniques, and limitations of `uvm_config_db` are explained.

## Introduction

To address the needs of today's verification architecture, a hierarchical setup of components is necessary to easily move or share configurations and other parameters across different testbench components. To enable this, UVM provides the infrastructure to maintain a database of objects and variables that can be populated and accessed using strings. This is achieved using the UVM syntax `uvm_config_db`.

Using `uvm_config_db`, objects can share the handle to their data members with other objects. Other testbench components can get access to the object without knowing where it exists in the hierarchy. It's almost like making some class variables global or public. Any testbench component can place handles and function defines the object type, the name and hierarchical path to the object searched for.

## How to Use It – Different Syntax and Operation

Explicit `set()` and `get()` call functions are how you interact with the `uvm_config_db`. The `uvm_config_db` class functions are static, so they must be called using the `::` operator.

```

2   <type>::set(      cntxt,
3   <type>::set(      inst_name,
4   <type>::set(      field_name,
5   <type>::set(      value)
6
7   <type>::get(      cntxt,
8   <type>::get(      inst_name,
9   <type>::get(      field_name,
10  <type>::get(      value)

```

Figure 1: set() and get() function syntax

"cntxt " and "inst\_name " are used to specify the storage location or address of the object handle. When used properly these parameters define the hierarchical path to the object data.

"obj\_name" is the name for the object. It does not have to match the object's actual name in the source code. Objects using set() and get() must use exactly the same name, otherwise the receiving party (get()) will fail to find the object from uvm\_config\_db.

"obj\_handle" is the actual object handle shared through the uvm\_config\_db. Multiple recipients accessing an object via get(), will access the same object.

"<type> " is used as a parameter for the uvm\_config\_db class to identify the object from the uvm\_config\_db. "<type>" which may be either an integral or string, is the class name of the "Y D O X" exception is with enumerated type variables which must use int otherwise the set() won't work as expected.

```

13   {sin

```

Figure 2: config\_db for enum type

The set() specifies the "address" (cntxt & inst\_name ) where the object handle is stored to control the recipient(s) of the object. The get() has the same flexibility, and can freely select from where the information is to be fetched. In practice get() can be used to fetch an object destined to any component in the hierarchy. Typically for set() and get(), this is used in the "cntxt " field to specify the current instance/scope. set() uses "inst\_name " to address the object to the appropriate sub-block in the hierarchy. get() often uses empty ("") inst\_name , since it typically is getting the objects destined for itself.

Figure 3: set() and get() typical use

uvm\_config\_db has two additional functions exists() and wait\_modified(). exists() verifies that the defined variable is found in the uvm\_config\_db. The wait\_modified() function blocks execution until the defined variable is accessed with the set() call.

Figure 4: exists() and wait\_modified() typical use

## Automatic Configuration

UVM also offers build-time configuration of `uvm _ component` (and extended) classes utilizing `uvm _ config _ db`. In automatic configuration, it is sufficient to call `set()` from an upper layer in the hierarchy and the `get()` will automatically execute at build time without requiring an explicit call. Automatic configuration utilizes the `uvm _ config _ db` feature "under the hood" to pass the configuration values from higher level testbench components in the hierarchy to its lower level components.

For automatic configuration to work there are two important requirements:

- The variable or object must have the appropriate FLAG in `uvm _ field _ *` macros
- `super()` must be called in `build _ phase()`

```
3 class agents extends uvm _ agent ;
4 int i4;
5 ` uvm _ component _ utils _ begin (agent)
6 ` uvm _ field _ int (i4, UVM _ ALL _ ON )
7 ` uvm _ component _ utils _ end
8
9
```

During the build phase of the simulation the agent object's "i4" variable would get value 1111. It is important to note that automatic configuration happens only at build phase.

## Command Line

Compilation and simulation time are the major contributors to verification overhead. The ability to change the configuration or parameters without being forced to recompile is critical. The UVM class `uvm _ cmdline _ processor` provides a mechanism to capture the command line argument and pass to verification components the testcase name, verbosity, configuration and other attributes.

Configuration overriding can only be done from the command line for integer and string using the following:

```
X Y P B V H W B F R Q ǀ J B L Q W F R P S! ǀ O H G! Y D O X H!
X Y P B V H W B F R Q ǀ J B V W U L Q J F R P S! ǀ H O G! Y D O X H!
```

There is no way to override the object from the command line, because `X Y P B R E D U C T I V E` is passed to the simulation.

When using the command line argument to set the configuration, make sure that the "<type>" used in `uvm _ config _ db set()` and `get()` functions is `uvm _ bitstream _ t` for integer and the "<type>" for `string` is as shown below:

```
2 class env extends uvm _ env ;
3 int a;
4 string F R O R U
5 ...
6 ...
7 function new (string name, uvm _ component S D U H Q W
8 super.new Q D P H S D U H Q W
9 endfunction
10
11 virtual function void build _ phase (uvm _ phase S D U H Q W
12 super.build _ phase (phase);
13 if (!uvm _ config _ db #( uvm _ bitstream _ t): get(this , "", "a", a))
14 ` uvm _ fatal !uvm _ config _ db #( Get this ):: † * H W L V Q R W V X F F H V V F
```

The log message generated during simulation is:

```
UVM _INFO @ 0: UHSRUW8H9JO B & O' / , 1 ( $BS$DΣL&RQ setting IURtRe  
FRPPDQGHXYPBVHWBFRQ¿JB LQW XYP Ba,W6HVWBWRS HQYBL  
UVM _INFO @ 0: UHSRUW8H9JO B & O' / , 1 ( $BS$DΣL&RQ setting IURtRe  
FRPPDQGHXYPBVHWBFRQ¿JB B WUHL Q JW XBY PVFR SRUHG Y B L
```

## Cross-Hierarchical Access

The `set()` and `get()` parameters `"cntxt "`, `"inst _ name "` and `"¿ H O G B "OnDkPit` possible to use a number of different paths to the same object. `"cntxt "` uses actual object hierarchy whereas `"inst _ name "` and `"¿ H O G B "OnDkPit` hierarchy path with names given to the objects in `create(new())` method. It is good practice to create the objects with the same name as the object name.

When referencing down in hierarchy, it should be enough to use `this` in `"cntxt "` and then provide the path and/






**Figure 9: set() and get() functions need "cntxt" parameter of type uvm\_component or null**

One common usage of `uvm_config_db` outside `uvm_components`, is delivering values from the testbench, including access to interfaces instantiated on the testbench. `uvm_config_db` can still be utilized and communication with the UVM part of the testbench is possible.

If `set()` or `get()` function is used with "cntxt" parameter not pointing to object of `uvm_component` extended classes, there will be a compile error as shown below.



**Figure 10: Example error messages when trying to use "this" for non-uvm\_component in set/get**

### Problems, Errors and Debug

Even though operation and use of `set()` and `get()` functions with `uvm_config_db` are logical and quite simple, `uvm_config_db` related debugging is often needed. Some errors may stop the compile or simulation making them easy to find, as opposed to a coding error that simulates without error even though the `get()` function was receiving incorrect objects. Some common types of errors are:

- Compile time errors
  - Parameter type does not match provided T value
  - Trying to use this-pointer from class not extended from `uvm_component`
- Simulation time errors
  - `get()` does not find what was set using `set()` due to misspelling of "inst\_name" or "inst\_name"
  - `null` object access attributed to `get()` used before `set()`



Synopsys' VCS Discovery Visualization Environment (DVE) has built-in support for UVM debug. Using the GUI, it is possible to get list of "Set calls without Get" and "Get calls without Set". These lists help to find and detect errors in the testbench. Figure 11 below shows the DVE UVM debug dialog window.



**Figure 11: Synopsys' VCS DVE UVM debug dialog window**

The UVM command line option `+uvm_debug` makes `set()` and `get()` calls visible in the simulation log. However doing this makes the log file too verbose and difficult to interpret. For this reason tracing is typically turned on only when finding a specific `uvm_config_db` problem. Below is an example of log messages printed out when `set()` and `get()` functions are executed.

Don'ts:

- Avoid using the **uvm \_ config \_ db mechanism excessively as it** may cause performance issues
- Avoid using the automatic configuration or implicit **get()** method call

Apart from the above recommendations, it is recommended to use a UVM-aware GUI-based debugging tool such as Synopsys' VCS Discovery Visualization Environment (DVE). As part of Synopsys Professional Services we have

---



```

117   QHZ B Y D Crigger(); #1;
118   $display † WR HYHU \ DJHQW UHJH[S QDPH B DJHQW B "
119   uvm _ config _ db#(int)::set( this ,
        "name _ agent _ ?",
        † L B R I B H Q Y .
121   i4 _ env
122   )
123   QHZ B Y D Crigger(); #1;
124   $display † WR HYHU \ DJHQW UHJH[S QDPH B DJHQW †
125   uvm _ config _ db#(int)::set( this ,
        "name _ agent _ *",
        † L B R I B H Q Y .
126   i5 _ env
127   )
128   QHZ B Y D Crigger(); #1;
129   GLVSOD \ † WR HYHU \ DJHQW UHJH[S DJHQW †
132   uvm _ config _ db#(int)::set( uvm _ root::get(),
        "*agent*",
133   );
H p O   QHZ B Y D Crigger(); #1; -U$Q^Eiö••   uvm _ config _ db#) • p(~VhW Pp ð W

```